Interphase Tech CONDOR 4221 Uživatelský manuál Strana 3
- Strana / 124
- Tabulka s obsahem
- KNIHY
Hodnocené. / 5. Na základě hodnocení zákazníků
Copyright Notice
Copyright 1993, 1994 by Interphase Corporation
All rights reserved
No part of this publication may be stored in a retrieval system, transmitted, or reproduced in any way, including, but
not limited to photocopy, photograph, electronic, or mechanical, without prior written permission of:
Interphase Corporation
13800 Senlac
Dallas, Texas 75234
Phone: (214) 919-9000
FAX: (214) 919-9200
Disclaimer
Information in this user document supercedes any preliminary specification, data sheets, and/or any other
documents that may have been made available. Every effort has been made to supply accurate and complete
information. However, Interphase Corporation assumes no responsibility or liability for its use. In addition,
Interphase Corporation reserves the right to make product improvement without prior notice. Such improvements
may include, but not limited to, command codes and error codes.
- V/Ethernet 4221 Condor 1
- User’s Guide 1
- Copyright Notice 3
- Disclaimer 3
- For Assistance 4
- Trademark Acknowledgments 4
- TABLE OF CONTENTS 5
- LIST OF FIGURES 9
- LIST OF TABLES 11
- CHAPTER 1 13
- INTRODUCTION 13
- Conventions 14
- General Description 14
- Features 14
- Physical Description 15
- Functional Description 15
- VMEbus Master Interface 16
- Local Bus 16
- VMEbus Short I/O Interface 17
- CPU Core 17
- CPU/LBUS Interface 18
- CHAPTER 2 19
- HARDWARE INSTALLATION 19
- OPTIONAL 21
- DAUGHTER 21
- Step 1. Visual Inspection 26
- Diagnostic LEDs 26
- Board Status LEDs 27
- Motherboard Jumper Settings 28
- J12 VME Bus Grant: 29
- J13 Firmware Option Jumpers: 29
- J14 Firmware Option Jumpers: 30
- Step 5. Power Off System 63
- Step 6. Cabling Procedure 63
- RS232 Connectors And Cables 64
- CHAPTER 3 65
- MACSI HOST INTERFACE 65
- Field Offset 66
- Contiguous Data Allocation 66
- System Interface 67
- MACSI Organization 67
- Master Status Register (MSR) 69
- 1514131211109876543210 69
- Master Control Register (MCR) 70
- Onboard Command Queue Entry 71
- Offboard Command Queue Entry 72
- DMA Transfer Control Word 73
- Host Address 73
- Offboard Transfer Length 73
- Work Queue Number 73
- Command Response Block (CRB) 74
- Command Tag 75
- IOPB Length 75
- Transfer Count 76
- Product Code 77
- Product Variation 77
- Firmware Revision Level 78
- Firmware Revision Date 78
- Controller Statistics Block 79
- Transmit Commands Submitted 80
- Transmit DMA Completions 80
- Transmit 82596 Completions 80
- Successful Transmits 80
- Failed Transmits 80
- IO Parameter Blocks (IOPBs) 82
- Common IOPB Structures 82
- Initialize Controller 85
- Number of CQE Entries 86
- Interrupt Levels and Vectors 87
- DMA Burst Count 87
- Special Network Options 87
- Offboard CRB host address 88
- MAC Control/Status 89
- Transfer size 92
- MAC status/control 92
- MAC returned information 96
- Change Default Node Address 97
- Transmit 99
- Transmit -- In-Line Gathers 100
- Number of Elements 101
- Total transfer count 101
- Element transfer count 101
- Buffer address 101
- Receive 102
- Command Options 103
- Buffer Address 103
- Packet Type / Length Field 103
- Command Code 103
- Source Address 104
- Report Network Statistics 107
- Return Status 108
- Host Memory Buffer Address 108
- Max Transfer Size 108
- Timer Interval 108
- Network Statistics Block 109
- APPENDIX A 111
- SPECIFICATIONS 111
- Mechanical (Nominal) 112
- Operating Environment 112
- Reliability 112
- APPENDIX B 113
- CONNECTOR PINOUTS AND CABLING 113
- VMEbus Connectors 114
- 10BaseT Connector Signals 116
- AUI Connector Signals 117
- RS232 Connector and Cable 118
- APPENDIX C 119
- ERROR CODES 119
- Appendix B 120
Komentáře k této Příručce